Appl. No. 10/008,958

78 TRI Amdt. Dated August 25,2004

Reply to Office Action of May 25, 2004

## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

## <u>Listing of Claims</u>:

1. (Currently Amended) A semiconductor device comprising:

a dicing region provided on a semiconductor substrate to separate a plurality of semiconductor chips each having a gate portion from each other;

a plurality of element isolation regions provided on a surface portion of the semiconductor substrate within the dicing region;

a plurality of first dummy patterns formed on a surface of the semiconductor substrate <u>between</u> so as to correspond to intervals of the plurality of element isolation regions, respectively, the plurality of first dummy patterns being formed independently in a direction intersecting a dicing direction; and

a plurality of second dummy patterns formed above the semiconductor substrate within the dicing region so as to correspond to the plurality of first dummy patterns, respectively.

- 2. (Original) The semiconductor device according to claim 1, wherein the dummy pattern has a wiring structure which is substantially equal to that of the gate portion.
  - 3. (Cancelled).
- 4. (Previously Presented) The semiconductor device according to claim 1, wherein the plurality of first dummy patterns each have a structure which is substantially similar to that of the first gate portion.
- 5. (Previously Presented) The semiconductor device according to claim 4, wherein the plurality of first dummy patterns and the gate portions each have a

laminated structure including a gate oxide film, a polysilicon film, a WSi film, and a SiN film.

- 6. (Previously Presented) The semiconductor device according to claim 1, wherein the plurality of element isolation regions each have an STI structure.
- 7. (Previously Presented) The semiconductor device according to claim 1, wherein the plurality of first dummy patterns and the element isolation regions are arranged alternately to form a predetermined repetitive pattern.
- 8. (Previously Presented) The semiconductor device according to claim 1, wherein the plurality of second dummy patterns include at least protection films provided on the surface of the semiconductor substrate.
- 9. (Previously Presented) The semiconductor device according to claim 8, wherein the plurality of second dummy patterns include insulation films provided on the surface of the semiconductor substrate.
- 10. (Original) The semiconductor device according to claim 1, wherein the dummy pattern is formed along a dicing direction.
- 11. (Currently Amended) A method of for manufacturing a semiconductor device comprising the steps of:

forming a plurality of semiconductor chips each having a gate portion on a semiconductor substrate; and

forming a <u>plurality of projected dummy patterns</u> in a dicing region between the semiconductor chips in order to prevent a large waste from being caused by a crack during a dicing operation <u>to separate</u> for separating the semiconductor chips from the semiconductor substrate, the <u>plurality of projected dummy patterns being formed independently in a direction intersecting a dicing direction</u>.

Appl. No. 10/008,958 Amdt. Dated August 25,2004 Reply to Office Action of May 25, 2004 Attorney Docket No. 81790.0227 Customer No. 26021

- 12. (Previously Presented) The semiconductor device according to claim 1, wherein the dummy pattern is formed concurrently with formation of the gate portion.
- 13. (Original) The method according to claim 12, wherein the dummy pattern has a wiring structure which is substantially equal to that of the gate portion.